**THALES** 

# **FPGAs and Cryptography**

**NTNU – 1 2 . N o v e m b e r 2 0 2 4**

www.thalesgroup.com **Håkon Jacobsen Thales Norway** 

## Thales Group



**68**<br>Countries<br>Global presence



**Sales in 2022**  $E$ 17,6bn

# Thales Norway AS

This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of THALES NORWAY **© 2024 THALES NORWAY. All rights reserved.**

**OPEN**

**High-tech company implementing high assurance cryptography and communication solutions**

> **Independent unit within the Thales Group, subject to the Norwegian Security Act**

**200+ employees (Oslo & Trondheim) NOK 1B yearly revenue**

### **About me**

#### • **Cryptographer at Thales Norway**

- Supervise cryptography use and implementations in our projects (and security more broadly)
- **Implement both software and hardware (VHDL)**

› Mostly cryptography

- **Teach TEK4500 – Introduction to Cryptography at UiO**
	- <https://www.uio.no/studier/emner/matnat/its/TEK4500/h24/>

### **Why FPGAs?**

- **High performance**
- **Low latency**
- **Flexibility**
- **Precise control over:** 
	- **running time**
	- **resource usage**
- **ASIC prototyping**
- **Regulatory requirements**



#### **FPGA applications:**

- Aerospace and avionics
- Digital signal processors
- Defense and military
- Medical devices
- General hardware accelerators (e.g. cryptography))

#### **THALES**

### **FPGA – Field Programmable Gate Array**





**OPEN**

## **FPGA – Field Programmable Gate Array**



#### **Implementations**

- SRAM (volatile, re-programmable)
- Flash (non-volatile, re-programmable)
- Antifuse (non-volatile, one-time programmable)

#### **THALES**

**OPEN**

## **FPGA – Field Programmable Gate Array**





#### **Implementations**

- SRAM (volatile, re-programmable)
- Flash (non-volatile, re-programmable)
- Antifuse (non-volatile, one-time programmable)

#### **THALES**

**OPEN**

### **FPGA components**



**THALES** 

### **Modern FPGAs**



#### **THALES**

**OPEN**

#### **Spartan-7 FPGA Feature Summary**

Table 2: Spartan-7 FPGA Feature Summary by Device



#### Notes:

Each 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs. 1.

 $2.$ Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.

Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks. 3.

4. Each CMT contains one MMCM and one PLL.

5. Does not include configuration Bank 0.

#### **THALES**

**OPEN**

### **FPGA design flow**



### **FPGA design flow**



#### **THALES**

**OPEN**

### **Synthesis**



#### **THALES**

**OPEN**

### **Technology mapping (synthesis)**





**OPEN**



#### **THALES**

**OPEN**



#### **THALES**

**OPEN**

### **Place & Route**





This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of THALES NORWAY **© 2024 THALES NORWAY. All rights reserved.**

**OPEN**

### **FPGA design flow**



#### **THALES**

**OPEN**

### **FGPA circuits – high level view**



#### **THALES**

**OPEN**

### **VHDL**





#### **THALES**

**OPEN**

## **VHDL**





#### **THALES**

**OPEN**

## **VHDL**

```
entity my_program is
 port ( 
   clk : in std logic;
   x_1,x_2,x_3,x_4,x_5 : in std_logic;
   y_1,y_2 : in std_logic;
   s : out std_logic
 );
end my_program;
architecture rtl of my_program is
  signal z : std_logic;
  signal r : std_logic;
begin
 i_combinatorial : my_larger_circ
   port map (x_1, x_2, x_3, x_4, x_5, y_1, y_2, z);
 p_store_output : process(clk) 
 begin
   if rising_edge(clk) then
     r \leq z;
   end if;
 end process; 
 s \leq r;
end rtl;
```


#### **THALES**

**OPEN**

### **THALES**



 $\bullet$ 

圍

## **Cryptography in VHDL**

### **AES in FPGA**



#### **THALES**

**OPEN**

### **Compact design**





**OPEN**

### **Pipelined design**



**OPEN**

## **Fully pipelined design**



**OPEN**

### **High throughput implementations**



#### **Table 2** Implementation results and comparison

https://ietresearch.onlinelibrary.wiley.com/doi/pdfdirect/10.1049/iet-cdt.2019.0179

<sup>a</sup>It has four cores; to make a fair comparison and according to [5], the throughput should be divided by four. The throughput for a single core is  $178.62/4 = 44.7$  Gbps.

b<sub>Manually</sub> calculated.

#### **THALES**

**OPEN**

### **Low area implementations**



Saar Drimer, Tim Guneysü, and Christof Paar. DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs. https://saardrimer.com/sd410/papers/aes\_dsp.pdf



**OPEN**

## **Timing analysis – critical path vs. clock frequency**



**OPEN**



**THALES** 

**OPEN**



#### **Bitstream**



Stored in non-volatile memory outside FPGA

Bitstream design a business secret (or even a national/military secret)

**OPEN**

### **Stored in battery-backed RAM (BBRAM)** Bitstream





**OPEN**

### **Xilinx FPGA – Starbleed attack**



#### The Unpatchable Silicon: A Full Break of the Bitstream Encryption of **Xilinx 7-Series FPGAs**

Maik Ender<sup>®</sup>, Amir Moradi<sup>®</sup> and Christof Paar<sup>®†</sup>

\*Horst Goertz Institute for IT Security, Ruhr University Bochum, Germany <sup>†</sup>Max Planck Institute for Cyber Security and Privacy, Germany

#### **Abstract**

The security of FPGAs is a crucial topic, as any vulnerability within the hardware can have severe consequences, if they are used in a secure design. Since FPGA designs are encoded in a bitstream, securing the bitstream is of the utmost importance. Adversaries have many motivations to recover and manipulate the bitstream, including design cloning, IP theft, manipulation of the design, or design subversions e.g., through hardware Trojans. Given that FPGAs are often part of cyber-physical systems e o in aviation medical or industrial devices, this can even lead to physical harm. Consequently, vendors have introduced bitstream encryption, offering authenticity and confidentiality. Even though attacks against bitstream encryption have been proposed in the past, e.g., side-channel analysis and probing, these attacks require sophisticated equipment and considerable technical expertise. In this paper, we introduce novel low-cost attacks against the Xilinx 7-Series (and Virtex-6) bitstream encryption, resulting in the total loss of authenticity and confidentiality. We exploit a design flaw which piecewise leaks the decrypted bitstream. In the attack, the FPGA is used as a decryption oracle, while only access to a configuration interface is needed. The attack does not require any sophisticated tools and, depending on the target system, can potentially be launched remotely. In addition to the attacks, we discuss several countermeasures.

#### 1 Introduction

Nowadays, Field Programmable Gate Arrays (FPGAs) are common in consumer electronic devices, aerospace, financial computing, and military applications. Additionally, given the trend towards a connected world, data-driven practices, and artificial intelligence, FPGAs play a significant role as hardware platforms deployed in the cloud and in end devices. Hence, trust in the underlying platform for all these applications is vital. Altera, who are (together with Xilinx) the FPGA market leader, was acquired by Intel in 2015.

FPGAs are reprogrammable ICs, containing a repetitive logic area with a few hundred up to millions of repro-

grammable gates. The bitstream configures this logic area; in analogy to software, the bitstream can be considered the 'binary code' of the FPGA. On SRAM-based FPGAs, which are the dominant type of FPGA in use today, the bitstream is stored on an external non-volatile memory and loaded into the FPGA during power-up.

**WS** 

In order to protect the bitstream against malicious actors, its confidentiality and authenticity must be assured. If an attacker has access to the bitstream and breaks its confidentiality, he can reverse-engineer the design, clone intellectual property, or gather information for subsequent attacks e.g., by finding cryptographic keys or other design aspects of a system. If the adversary succeeds in violating the bitstream authenticity, he can then change the functionality, implant hardware Troians, or even physically destroy the system in which the FPGA is embedded by using configuration outside the specifications. These problems are particularly relevant since access to bitstream is often effortlessly possible due to the fact that. for the vast majority of devices, it resides in the in external non-volatile memory, e.g., flash chips. This memory can often either be read out directly, or the adversary wiretaps the FPGA's configuration bus during power-up. Alternatively, a microcontroller can be used to configure the FPGA, and consequently, the microcontroller's firmware includes the bitstream. When the adversary gains access to the microcontroller, he also gains access to the configuration interface and the bitstream. Thus, if the microcontroller is connected to a network, remotely attacking the FPGA becomes possible.

In order to protect the design, the major FPGA vendors introduced bitstream encryption around the turn of the millennium, a technique which nowadays is available in most mainstream devices [1,56]. In this paper, we investigate the security of the Xilinx 7-Series and Virtex-6 bitstream encryption. On these devices, the bitstream encryption provides authenticity by using an SHA-256 based HMAC and also provides confidentiality by using CBC-AES-256 for encryption. By our attack, we can circumvent the bitstream encryption and decrypt an assumedly secure bitstream on all Xilinx 7-Series devices completely and on the Virtex-6 devices partially. AdHACKING TOOLS CTF SHOP COURSES ~ AFFILIATES



ws News Vulnerabilities nerability Discovered In FPGA

bitstream, bitstream encryption, bug, Chips, decryption, decryption key, ate Arrays, flaw, FPGA chips, Hardware, hardware encryption, hardware

**USENIX Association** 

vulnerability, Starbleed, Starbleed vulnerability, vulnerability

29th USENIX Security Symposium 1803

#### **THALES**

**OPEN**

**Bitstream** 







### WBSTAR = **W**arm-**B**oot **Star**t-address

#### **THALES**

**OPEN**





**OPEN**



#### **THALES**

**OPEN**



Time to fully decrypt bitstream: 26 hours

#### **THALES**

**OPEN**

### **Single Event Upsets (SEU)**



#### **THALES**

**OPEN**

## **SEU mitigation**

#### Silicon

- Built-in Error Detection and Correction
- Optimized Integrated SRAM Designs

#### **Packaging & Process**

- · Ultra-Low Alpha (ULA) Materials
- Material Quality Actively Monitored

#### **Soft Error Mitigation Solutions**

- Detection, Correction, and Classification
- Verification and Debug Management

#### **Integrated Design Flow**

- Essential Bits Classification
- ECC-Protected Memory Solutions

#### **Analysis & Verification**

- SEU FIT and Vulnerability Analysis
- Fault Injection for System Validation



#### **THALES**

## **Hardware isolation**

╒







#### **THALES**

**OPEN**





Figure 11: Data dependency of the TLS response. A single bit (bit 120) has been set in the BBRAM key data which manifests as an irregularity in the measurement result.



Figure 12: Difference calculation between an "all bits zero" TLS reference and measurement data quickly reveals which bits are set in the AES key. As an example the right-hand half of the BBRAM with a single bit set (bit 126) is shown here.

#### **THALES**

### **Anti-tamper**



• Zeroization (erase key + configured design)

#### **THALES**

### **Summary**

- **FPGAs are powerful and flexible**
- **Well suited for implementing cryptography**
- **Comes with unique possibilities and challenges**

**OPEN**

# THALES

[www.thalesgroup.com](https://www.thalesgroup.com/)